



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/817,473	03/26/2001	Yi Xu	CS98-106/7/8C	1603
28112	7590	12/28/2004	EXAMINER	
GEORGE O. SAILE & ASSOCIATES 28 DAVIS AVENUE POUGHKEEPSIE, NY 12603			NGUYEN, THANH T	
			ART UNIT	PAPER NUMBER
			2813	

DATE MAILED: 12/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Jm

Office Action Summary	Application No.	Applicant(s)	
	09/817,473	XU ET AL.	
	Examiner	Art Unit	
	Thanh T. Nguyen	2813	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 03 December 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 23-27 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 23-27 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

In view of the response filed on 12/3/04, the Finality indicated in last office action is withdrawn.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 23-25, and 27 are stand rejected under 35 U.S.C. 103(a) as being unpatentable over Jeng et al. (U.S. Patent No. 6,114,186) in view of You et al. (U.S. Patent No. 6,197,703) and Lucas (U.S. Patent No. 6,287,951) as previously applied.

Referring to figures 1-3, Jeng et al. '186 teaches a method for fabricating multilevel metal interconnections having low dielectric constant insulators on a substrate comprising the steps of:

providing first metal lines (14), formed over the substrate (10),
coating a layer of low dielectric constant insulating material (18) on and in between the metal lines (14, col. 4, lines 31-38),
curing the low dielectric constant insulating material (18) by cured at about 300°C by a hot plate bake on the spin-coater (see col. 4, lines 39-42).

depositing a thin layer of stabilizing material (20, a silicon nitride which is a non-oxide compound, as claimed in claim 25) an increase adhesion between HSQ and SiO₂ layer (see col. 5, lines 1-5) over the low dielectric constant insulating material layer (18), by plasma with the thickness of about 1000-3,000A° (see col. 4, lines 42-60),

depositing a cap silicon oxide layer (22) by PECVD with the thickness about 16,000A° on the stabilizing layer (20), (as claimed in claim 27),

planarizing the silicon oxide cap layer (22) by CMP (see col. 4, lines 61-67),
repeating above steps to form multiple levels of interconnections (see col. 5, lines 6-12).

Jeng et al.'186 does not specifically show curing the low dielectric material in the conditions at 400°C for 1 hr., in a nitrogen ambient gas flow from about 1 to 30 SLM, oxygen less than 10 ppm (as required by claim 24). Nevertheless, such processing steps are known in the semiconductor processing art as evidenced by You et al. You et al. teaches forming a low dielectric constant material layer HSQ (24, see figure 1), which is a spin-on dielectric layer, and curing the low dielectric constant material layer HSQ (24) by baking in an oven in an inert gas (which includes nitrogen gas) ambient at 400°C for an hour (see col. 5, lines 10-21).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to cure the low dielectric constant layer in a nitrogen gas ambient in Jeng et al.'s process as taught by You et al. *because* curing the low dielectric constant material layer HSQ at 400°C for 1 hr., in a nitrogen gas ambient would form a layer of low dielectric constant material layer containing lower moisture/solvent in the material, therefore, it increases the adhesion strength when overlying layer is formed on the surface, and it also improves the surface uniformity and planarization.

Art Unit: 2813

It is would also have been obvious to a person of ordinary skill in the art at the time the invention was made that there is no oxygen in the inert gas ambient or vacuum because You et al. teaches curing the low dielectric constant material layer HSQ in an inert gas ambient or vacuum (see col. 5, lines 16-18), therefore, the oxygen content must be less than 10 ppm in an inert gas ambient or vacuum (as required by claim 24).

The specific gas flow range of the nitrogen gas as claimed are taken to be obvious since these are variables of art recognized importance which are subject to routine experimentation and optimization and discovery of an optimum value for a known process is obvious. In re Aller, 105 USPQ 233 (CCPA 1955). And, even if applicants' modification results in great improvement and utility over the prior art, it may still not be patentable if the modification was within the capabilities of one skilled in the art, In Re Sola 25 USPQ 433.

Therefore, one of ordinary skill in the requisite art at the time the invention was made would have used specific nitrogen gas flow range to cure the HSQ low dielectric constant material which has a thickness of greater 4000 angstroms (see col. 5, lines 26-35 of Jeng et al. '186) *because* using specific nitrogen flow rate would decrease the drying time for the solvent in the HSQ material layer to evaporate out of the material, and with the combination of specific nitrogen gas flow rate, film thickness and curing temperature could also cause the HSQ material to reflow and filling the wafer's channel.

Jeng et al. '186 teaches that silicon nitride layer is used as a stabilizing layer. However, the reference doesn't clearly teach that silicon nitride can be used as an adhesion promoter layer as well. Nevertheless, such processing step is known in the semiconductor processing art as

evidenced by Lucas. Lucas teaches forming a silicon nitride adhesion layer (32) over low dielectric constant insulator material layer (26) (see col.5, lines 1-13).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to have used the silicon nitride layer both as an adhesion promoter layer and stabilizing layer in Jeng et al.'s process as taught by Lucas *because* inserting the silicon nitride layer between the cap silicon oxide layer and the underlying low dielectric constant material layer would eliminate the adhesion problem when cap silicon oxide layer formed over the underlying low dielectric constant material layer.

Claim 26 is stand rejected under 35 U.S.C. 103(a) as being unpatentable over Jeng et al. (U.S. Patent No. 6,114,186) in view of You et al. (U.S. Patent No. 6,197,703) and Lucas (U.S. Patent No. 6,287,951) as applied to claims 23-25, 27, further in view of Jeng et al. (U.S. Patent No. 5,818,111) as previously applied.

Jeng et al.'186 in view of Lucas does not specifically show the thickness of the silicon nitride layer between about 200-500 Å° (as required by claim 26). Nevertheless, such processing steps are known in the semiconductor processing art as evidenced by Jeng et al.'111 (see figures 1, 5), Jeng et al. '111 teaches a method for fabricating multilevel metal interconnections having low dielectric constant insulators on a substrate comprising the steps of: providing first metal lines (14), formed over the substrate (10), coating a layer of low dielectric constant insulating material HSQ (18) over and in between the metal lines (14), depositing a thin layer of a stabilizing material (20, Si₃N₄) by plasma (also known as plasma enhanced chemical vapor deposition) with the thickness of about 100-3000 Å° (see col. 4, lines 25-28).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to deposit a thin layer of stabilizing material by plasma with the thickness of about 100-3000 A° in the process of Jeng et al.'186 as taught by Jeng et al.'111 *because* silicon nitride with a specific range of thickness would prevent the moisture in the ambient diffuse into the low dielectric constant material HSQ layer, therefore, a more stable layer of HSQ material with higher degree of adhesion property and less moisture content in the material can be achieved.

Response to Arguments

Applicant's arguments filed 12/3/04 have been fully considered but they are not persuasive.

Applicant contends that Jeng does not teach curing condition at the temperature of 400°C. In response to applicant that Jeng teaches forming a spun on dielectric layer (HSQ) and curing the layer at the temperature of 300°C (see col. 4, lines 31-42). However, the reference does not teach curing the layer at the temperature of 400°C. You teaches curing the layer at the temperature of 400°C in figures 1-2, col. 5, lines 10-60).

Applicant contends that Jeng does not teach stabilizing material. In response to applicant that Jeng teaches depositing a thin layer of stabilizing material (20, see col. 4, lines 43-67), a silicon nitride which is a non-oxide compound, as claimed in claim 25) and increase adhesion between the HSQ (low dielectric constant) layer and SiO₂ layer (see col. 5, lines 1-5) over the

Art Unit: 2813

low dielectric constant insulating material layer (18), by plasma with the thickness of about 1000-3,000A°, (see col. 4, lines 42-60).

Applicant contend that the prior art does not teach or suggest the PECVD deposition of the adhesion/stabilizer SiN layer and thickness range. In response to applicant that Jeng teaches depositing a cap silicon oxide layer (22) by PECVD with the thickness about 16,000A° on the stabilizing layer (20). However, Jeng does not teach the specific thickness range. Jeng et al. '111 teaches depositing a thin layer of a stabilizing material (20, Si₃N₄) by plasma (also known as plasma enhanced chemical vapor deposition) with the thickness of about 100-3000 A° (see col. 4, lines 25-28).

Applicant contends that the thickness of the cap oxide layer. In response to applicant that Jeng teaches the forming a cap silicon oxide layer (22, see col. 4, lines 67) wherein the thickness of about 16000A° (noted that About permits some tolerance. At least about 10% was held to be anticipated by a teaching of a content not to exceed about 8%. *In re* Ayers, 154 F2d 182, 69 U.S.P.Q. 109 (C.C.P.A. 1946). *In re* Erickson, 343 F 2d 778, 145 U.S.P.Q.207(C.C.P.A 1965).

Applicant contends that neither Jeng nor Lucas teaches SiN layer is as a stabilizing layer as well as an adhesion promoter. In response to applicant that Jeng teaches using the SiN layer as a stabilizing layer and adhesion (see col. 5, lines 1-5) Lucas also teaches using SiN layer as an adhesion promoter. Therefore it would have been obvious that the silicon nitride layer use as both stabilizing layer as well as an adhesion promoter because the process would eliminate the adhesion problem.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (703) 308-9439, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, can be reached on (703) 308-4940. The fax phone number for this Group is (703) 308-7722.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (See **MPEP 203.08**).



Thanh Nguyen
Patent Examiner
Patent Examining Group 2800

TTN